


The Importance of Data Centricity in an Increasingly Parallel Computing World

Allan Cante, President & Founder
a.cante@nallatech.com

www.nallatech.com






Stating the bleeding Obvious

Allan Cante, President & Founder
a.cante@nallatech.com

www.nallatech.com






HPEC Fundamentals for HPC Engineers

Allan Cante, President & Founder
a.cante@nallatech.com

www.nallatech.com





The Importance of Data Centricity in an Increasingly Parallel Computing World

Allan Cante, President & Founder
a.cante@nallatech.com

www.nallatech.com



Agenda

- » Review – RSSI 2007
- » Data Centric changes between FSB & QPI
- » Peak versus Achievable bus bandwidths
- » Quickassist Accelerator Model
- » Bandwidth Issues when Accelerating Library Functions
- » What Nallatech can do to help

Review – RSSI 2007(Cantle)

» Two Fundamental Computing Models

» Processor Centric

- » Bring all the data to the processor

- » Von-Neumann

- » X86 IA arguably the leading processor centric architecture today


» Data Centric

- » Build the processor around the data

- » Data flow


- » FPGAs arguably the best Data Centric processors

Review – Intel’s Quickassist Accelerator Model



Common function library over FSB, QPI, PCIe or traditional IA based algorithms


Review - FSB to QPI Architectural Changes



8.5 GBytes/s = Aggregate Theoretical Processor off chip Bandwidth = 75 GBytes/s


QPI Architecture – Internal BW Considerations

- » Link Controller
 - » Non Blocking?
 - » Pass Thru?
 - » BW Into Cache?
- » Memory Controller
 - » 25GB/s BW to Cache?
- » 4 Cores
 - » BW to Cache?
- » All Roads Lead to Cache?
 - » Cache Coherency
 - » Potential bottleneck ?
 - » I/O to Core BW?
 - » Lots of Transistors!




Achievable FSB Architecture Bus Bandwidths

- » Stream Benchmark
 - » Processor to System Memory
 - » Aggregate BW ~9GB/s
 - » All 16 threads
 - » On 16 cores
- » PCIe x8 Gen 1
 - » >1+1 GB/s sustained
 - » No System Loading!



Quickassist Accelerator Model

- » Function Centric Acceleration
 - » Common Function Libraries
 - » FFT, RNG, Crypto etc
 - » Host calls function on accelerator
 - » Generic model for all accelerators
 - » Ideally align libraries – e.g. MKL
- » Accelerator may support multiple functions simultaneously
- » Accelerator Refreshed with new functions
 - » New bitstream loaded into FPGA






Functional Centric Acceleration on FPGAs

FPGA Function I/O Bandwidth requirements & Performance	Single Function		Multiple Functions that will fit into a V5SX240	
	Required I/O Bandwidth GBytes/s	Performance G(FI)ops	Required I/O Bandwidth GBytes/s	Performance G(FI)ops
NTBody gravitational (Bandwidth ~ 0)	0	7.5	0	135
Random number (Sobol pipelined)	0.8	614.4	0.8	614.4
Convolution (floating point, Image processing, 0 Frame latency 11x11 kernel)	2.4	72.3	2.4	72.3
Complex FFT (pipelined, single precision, 1024 points)	4.8	30	19.2	120
Black Scholes (single precision)	6.4	14	19.2	42
Convolution (floating point, Image processing, 1 Frame latency 11x11 kernel)	2.4	6.3	28.8	75.6
Pre-Stack-Time-Migration	8	8	80	80
Encryption AES (pipelined)	22.4	NA	268.8	NA

Functional Centric Acceleration on FPGAs

FPGA Function I/O Bandwidth requirements & Performance	Single Function		Multiple Functions that will fit into a V5SX240	
	Required I/O Bandwidth GBytes/s	Performance G(Fl)ops	Required I/O Bandwidth GBytes/s	Performance G(Fl)ops
NTBody gravitational (Bandwidth ~ 0)	0	7.5	0	135
Random number (Sobol pipelined)	0.8	614.4	0.8	614.4
Convolution (floating point, Image processing, 0 Frame latency 11x11 kernel)	2.4	72.3	2.4	72.3
Complex FFT (pipelined, single precision, 1024 points)	4.8	30	19.2	120
Black Scholes (single precision)	6.4	14	19.2	42
Convolution (floating point, Image processing, 1 Frame latency 11x11 kernel)	2.4	6.3	28.8	75.6
Pre-Stack-Time-Migration	8	8	80	80
Encryption AES (pipelined)	22.4	NA	268.8	NA



-  = I/O BW within PCIe x8 & FSB Peak Bandwidth Capability
-  = I/O BW within QPI Peak Bandwidth Capability
-  = I/O BW not achievable (Acceleration is Data Bound)


Functional Centric Acceleration on FPGAs

» Serious Issue with Accelerators being Data Bound


- » Even with QPI Bandwidths
- » Exacerbated by partitioning at the Library Function Interface
- » Actual Host to Accelerator Bandwidths will be less than peak

» Solution

- » Partition the accelerator at the point of least Data Movement in the application whilst encapsulating the Acceleratable Function



Nallatech's Data Centric FPGA Computing Solutions




Nallatech's Consultancy & Services Group

- » Customers wishing to utilise accelerators often require support in getting up to speed with the challenges that they bring.
- » Nallatech is actively developing this part of its business
 - » Feasibility studies – Can your application benefit from accelerators?
 - » Code Porting Services
 - » Bespoke Training in Acceleration and Parallel concepts
- » Additionally looking for Consulting Partners that have specific FPGA acceleration expertise and/or have vertical market expertise.

Conclusions

- » Careful thought should be put into assessing the viability of an accelerator for your application
 - » Minimise data movement between processors and accelerators
- » Fast Functions tend to need fast data feeds
- » Nallatech's range of products cater for a wide range of Data Centric solutions that are compatible with Intel standard servers
 - » PCIe, FSB, QPI, I/O
- » Nallatech can help with your Accelerator success



www.nallatech.com



All rights reserved. Nallatech, the Nallatech logo and "Our Expertise. Your Success." are trademarks of Nallatech Limited. All other trademarks acknowledged.
Commercial In Confidence. Copyright ©2007, Nallatech.